A novel space vector modulation (SVM) 
Introduction
Matrix converters (MCs) produce ac outputs with variable magnitudes and frequencies from an ac power supply. These matrix converters have received significant consideration since they provide fairly sinusoidal input/output waveforms as well as bidirectional power flow. In addition, the MCs have better reliability and a compact design due to the absence of large electrolytic capacitor at intermediary energy storage. These topologies of MCs are classified into two types: the conventional or direct matrix converter (DMC) and the indirect matrix converter (IMC) [1] [2] [3] .
This topology of IMC is a group of power switches which is analogous to the conventional rectifier/dc-link/inverter topology [4] . The power circuit of IMC consists of a rectifier stage and a inverter stage. A six bidirectional switches are used for the rectifier stage and the inverter stage has six unidirectional switches as shown in Figure 1 . By using IMC one can generate same input and output wave forms similar to DMC. In addition, this IMC topology has the advantages as follows [4] [5] . 1) A simple commutation and clamp circuit for overvoltage protection is provided.
2) There is a possibility of reduction of power switches in the rectifier stage.
3) There is a possibility of modified topology according to a given application, for example, to improve the quality of the output, to supply a three-phase unbalanced load, to drive various three-phase loads and to increase the voltage transfer ratio more than 0.866. In power converters, common-mode voltages (CMV) due to the high-speed pulse width modulation (PWM) introduce many problems inside an electrical system. The CMV causes the following: Winding failure of motor, deterioration of bearing and electromagnetic interference. Hence, the reduction of CMV within the power converter is important. This paper proposes a new SVM method to decrease the CMV, to improve the quality of output voltage and also to reduce the number of switching states in the inverter stage. The method which is proposed is based on the three active vectors instead of four, which is used in the standard SVM method. The effect of the standard SVM method on the output performance and a comparative evaluation of the THD are discussed. In order to identify the effectiveness of the new SVM method
New SVM Method
The new SVM method uses a group of three neighbor active vectors to synthesize the reference output voltage vector [3] . The maximum value of CMV is reduced to 42% only by applying the active vectors in the inverter stage for generating the reference output voltage vector. To overcome the limitations of the standard SVM method, such as, line-to-line output voltage having high ripple and the inverter stage having high switching loss at the inverter stage, a PWM technique is applied at the inverter stage [1] [2] . This technique uses a group of three neighbour active vectors to generate a reference output voltage vector. In the new SVM method the inverter stage sectors are defined differently as compared with the standard SVM method. These sectors are defined by using three nearest active vectors in order to generate the reference output voltage vector. The space vector division into six sectors and the group of three selected active vectors in each sector are shown in Figure 4 .
The proposed SVM method can be illustrated by assuming the desired output voltage and the input current space vectors to be located in sector 1(-/6 α o /6 , /6 α i /6) [6] [7] . The combination of the two active vectors I ab and I ac are used to generate the reference input current vector in the rectifier stage which is similar to that of the standard SVM method. Three active vectors V 6 , V 1 and V 2 are used in the inverter stage to generate the reference voltage vector (refer to Figure 1 ). The switching sequence of three vectors in sector I is 101-100-110-110-100-101 and the switching sequence in sector II is 110-010-100-100-010-110 are assumed. When the reference output voltage vector changes from sector I to sector II, during the given time, the switching state is changed from 101 to 110. The selection of the switching sequence of the active vector in all six vectors is properly selected as shown in Table given The Switching losses are greatly affected by the number of switching commutations. Figures 2 & 3 show the different switching patterns of the standard SVM method and new svm method.
From the switching pattern it is easily observed this for the new SVM method each power switch does not change its state during two to six sectors in the inverter stage. We can see that the switch has no switching commutations during sectors 1 and 4. Hence, the new SVM method is used to reduce the number of switching commutations. Therefore, by using new SVM method the power switching losses can be reduced in the inverter stage.
The synchronization between the switching state of the rectifier and the inverter stages of the new SVM method are shown in Figure 5 below. In the inverter stage, the group of three active vectors V 6 , V 1 and V 2 are used to generate the reference output voltage vector by applying duty cycles d 6 , d 1 ,and d 2 , respectively. Therefore, the reference output voltage can be generated as:
The switching patterns of the inverter stage are divided into two groups similar to that of the standard SVM method. In the inverter stage, voltage vectors are arranged in a double-side switching sequence:
In the rectifier stage, active current vector I ab is applied and the first side switching sequence V 6 -V 1 -V 2 is applied in the inverter stage. The duty cycles for the three active vectors V 6 
From the above table II, it is observed that the value of CMV depends on the value of the input voltage and the switching states of the rectifier and inverter stages. The peak CMV is not affected by the desired output frequency and voltage. The peak value of CMV for the new SVM method is 1/√3 the input phase voltage magnitude which is shown in the below figure. 
Results and Analysis
The performance of the new SVM method is evaluated by using the total harmonic distortion (THD) for the line-to-line output voltage. The THD of the line-to-line output voltage, which contains both fundamental and harmonic components, is defined as: THD= Where V 1 is the fundamental component and V rms is the root mean square of the line-to-line output voltage.
The new SVM method is shown to generate a small harmonic component, according to the fast Fourier transform (FFT) of the CMV as compared with the standard SVM method which is shown in the following simulation results in figure 6 . 
Conclusion
The reduction of CMV by using the new SVM method for IMC is proposed in this paper. In addition, this method is also used to decrease the total harmonic distortion in order to control the IMC over the full output voltage range. Simulation results are provided to demonstrate the effectiveness of the proposed method. 
